

# PSS Tutorial Accellera Day, Taiwan



# Today's Speakers


- Sharon Rosenberg, Cadence
- Stewart Li, Mentor Graphics
- Tom Lin, Synopsys

**Sharon Rosenberg, Cadence Design Systems**

# **PORTABLE STIMULUS**

**THE NEXT LEAP IN  
VERIFICATION & VALIDATION PRODUCTIVITY**

# A Brief History of Verification




# Why Portable Stimulus?

**Verification Productivity is not scaling with complexity of projects.**

- **Need to reduce product life cycle w/ efficiency gains via portable content**
  - Use cases replicated in different stimulus languages on different execution platforms
- **Enforce single interpretation of a product specification**
  - Disjoint activities in different platforms lead to expressing, covering & debugging multiple times
- **Enable mainstream and methodical automation of test content reuse**
  - Re-use between IP and SoC is a significant challenge in pre-silicon simulations
  - Technology advantages of different platforms not utilized efficiently to reduce investment
- **Encourage verification and validation plans to become a continuum**
  - Precious verification and validation knowledge not captured and reused
  - Test planning activities mostly disjoint, escapes to later stages b/c of earlier assumptions

# Re-Imagined Development Process



# What Portable Stimulus Is and Is Not

## ■ Portable Stimulus is :

- A single representation of test intent that is reusable :
- By a variety of users
  - Architects, Validation, DV, Test, Software
- Across different levels of integration
- In a variety of execution platforms
  - Post-Si, FPGA-prototyping, Virtual, Emulation, Simulation and more
- Under different configurations within and across the dimensions above

## ■ Portable Stimulus is not :

- One forced level of abstraction → Expressing intent from different perspectives is a primary goal.
- Monolithic → Representations would typically be composed of portable parts.
- Intended to replace all testing activities in any single platform.

# What About UVM?

## ■ The Good

- Common Language/Framework for Verification Engineers
- Smart Testbench Architecture to allow for “Checkers” to be re-used vertically

## ■ The Bad

- Non DV & Designer Engineers are not familiar with System Verilog & UVM
  - Overly complicated and hard to debug
  - Need to be an expert in UVM to create a simple directed test
- Excellent for Block/IP Level Verification,
  - Does not scale to System Level Verification, Only Solves “Checking” Portability Problem
  - Stimulus at block level SV Based, at system level needs to be C code.
  - Methodology does not translate seamlessly from simulation to emulation
- No consideration for Software/Evaluation/Test Engineering needs.



# What is the PSWG trying to Fix?

## Product Development Cycle

		1	2		3	4	5
Role	Architect	Design		Apps	Software	Eval	Test
Focus	Custom Scenarios	Micro Architecture			Drivers Tools	Functionality Performance	Everything
Platform	Model	RTL Schematic			Virtual Emulator Silicon	Evaluation Board	Tester
Language	SystemC	Verilog VHDL			C/C++	C/C++	Multiple

**What's Wrong with this Picture?**

# Portability Use Cases & Potential Capabilities

Stimulus Re-Use	Simplified Test Authoring	Improved Collaboration
<u>Vertical Re-Use</u> IP → System	Verification Stimulus Libraries	Test Visualization, Clearer Communication
<u>Horizontal Re-Use</u> Simulation → Emulation Simulation → Silicon Project A → Project B	Coverage Based Test Creation	Improved Debug Efficiency
<u>Bi-Directional Re-Use</u> Eval Board Failure to IP Test	Dataflow Based Test Creation	Enable Customer/Vendor Innovations!
Re-Use SW Drivers in Simulation	Multiple Constraint Types	Manufacturing Tests? Formal? Machine Learning?


# Simplify Test Authoring

## Different Roles have Different “Care-Abouts” & “Points of View”


Architect	Throughput, Latency, QoS	<u>Want to write tests from the System Point of view</u> Enable All DMAs in parallel Create test where DMA FIFO full while core in deepsleep
Block/IP Dsgn/DV	Micro-Architecture Functionality Performance	<u>Want to write tests that are IP Centric</u> Exercise all modes, error conditions Then Create random combinations of those modes
System Dsgn/DV	Correct Connectivity Use Cases System Robustness	<u>Want to write tests from System Point of View</u> Interrupts/Pinmux/Fabric properly connected to IP Block Tests to ensure all memory regions accessible Complex Stress Tests "Real" system-level use case tests
Eval	Silicon Performance	<u>Do not want to write tests at all</u>

**Existing languages are not expressive enough**  
**Existing runtime frameworks are not portable**


# Deployment Use Cases: Transactional Reuse



# Deployment Use Cases: SW Driver Prototype



# Deployment Use Cases: SW and FW Awareness



# Why a Dedicated PS Standard?

- **Enable Expansion of VIP Ecosystem → beyond UVM simulation VIP**
  - Accelerate SoC integration/testing across all platforms via EDA PS libraries
  - Empower portable compliance testing suites by protocol standards (PCIe, etc.)
- **Enable innovation for re-use across platforms from EDA vendors**
  - A standard levels playing field and focus innovation on next set of challenges
- **Increase predictability for mobility across platforms and vendors**
  - Emulation & Simulation EDA suppliers may be different
  - Standard enables common input for both platforms
  - Standard dictates consistent semantics of user input and experience across execution platforms

**Stewart Li, Mentor Graphics Corp.**

# **INTRODUCING PORTABLE STIMULUS CONCEPTS & CONSTRUCTS**




# Raising the Abstraction Level

- **Gate → RTL => Synthesis**
  - Randomize numbers (\$urandom(), etc)
- **RTL → Transaction => UVM**
  - Constrained random transactions (randomize())
  - Structural randomization/customization (build(), config\_db())
- **Transaction → Scenario => Portable Stimulus**
  - Declarative partial specification of key intent
  - Randomize scenarios based on system-level constraints


# Stimulus at a Higher Level

## Transaction-Level

```
class my_seq extends
uvm_sequence#(tr_t);
`uvm_object_utils(my_seq)
task body;
  for(int i=0; i< 3; i++) begin
    req = tr_t::type_id::create("tr");
    start_item(req);
    req.randomize() with {...};
    finish_item(req);
  end
endtask
endclass
```



## Scenario-Level



# Actions Capture Intent

## ■ Behaviors captured as *actions*


- Simple actions map directly to target implementation
- Compound actions modeled via *activity* graphs

## ■ Actions are modular

- Reusable
- Interact with other actions
- Inputs and Outputs define dataflow requirements
- Claim system resources subject to target constraints


## ■ Activity graph defines scheduling of critical actions

- Define scheduling constraints
- Flow objects and resources constrain scenarios



```
void test() {  
    // modify_translation_seg  
    do_stw(0x104, 0xAAAAAAAA);  
    do_stw(0x110, 0xBFFFFFFF);  
  
    do_switch_translation(...);  
    do_load_check_word(1);  
  
    // modify_translation_seg  
    do_stw(0x112, 0xAAAAAAAA);  
    do_stw(0x140, 0xBFFFFFFF);  
  
    do_switch_translation(...);  
    do_load_check_word(1);  
  
    // modify_translation_seg  
    do_stw(0x120, 0xAAAAAAAA);  
    do_stw(0x102, 0xBFFFFFFF);  
  
    do_switch_translation(...);  
    do_load_check_word(1);  
}
```


# Simple Example: UART



```
stream data_stream_s {  
    rand int size;  
}  
  
buffer data_buff_b {  
    rand int size;  
}
```

- **UART receives/transmits data packets via Data port**
- **Packets DMA to/from memory**
  - Concurrent with receive/transmit operation
- **Command port accesses registers/memory**
  - Configure UART/DMA
  - Read/Write MEM data

# Simple Example: UART



```
stream data_stream_s {
    rand int size;
}

buffer data_buff_b {
    rand int size;
}
```

Generate pkt stream

```
action read_in_a {
    output data_stream_s data;
};
```

```
action write_out_a {
    input data_stream_s data;
};
```

Consume pkt stream

```
action q2m_xfer {
    input data_stream_s src;
    output data_buff_b dst;
}
```

DMA pkt stream into mem buffer

DMA mem buffer into pkt stream

```
action m2q_xfer {
    input data_buff_b src;
    output data_stream_s dst;
}
```

# Actions are *Modular*

- **Behavioral descriptions can be reused**

- Behaviors eventually mapped to VIP and/or embedded CPU in target
- Flexible mechanism to map to different targets

- **Actions encapsulate**

- Their own intrinsic properties
- Rules for interaction with other actions

- **Actions represent functionality**

- First step is to identify target design behaviors to be exercised
- What data do these behaviors require/produce?
- Where are these behaviors executed? (DUT? VIP?)
- What system resources are required to accomplish these behaviors?
- These questions are independent of the implementation details of the DUT

# Basic Scenario – Data Receive

Declare action

```
action data_rx {
```

Declare subactions

```
  read_in_a rd_i;  
  q2m_xfer q2m;
```

Declare constraints

Constraints *can* be named


```
  constraint {q2m.src.size % 4 == 0;}
```

Bind subaction  
inputs/outputs

```
  bind rd_i.data q2m.src;
```

*activity* defines the  
graph of subactions

```
  activity {  
    parallel {  
      rd_i; //receive data in UART  
      q2m; //DMA into memory  
    }  
  }
```



# Basic Scenario – Data Receive C++

Declare action

```
class data_rx : public action {  
public:  
    my_test2(const scope& s) : action(this) {}
```

Declare subactions

```
    read_in_a rd_i {"rd_i"};  
    q2m_xfer q2m {"q2m"};
```

Declare constraints  
Constraints *must* be named

```
    constraint c1 {...};
```

Bind subaction  
inputs/outputs

```
    bind b {this, rd_i.data, q2m.data};
```


*activity* defines the  
graph of subactions

```
    activity a {  
        parallel {  
            rd_i,  
            q2m  
        }  
    };
```

Activity defined as a tree  
of library class instances  
representing statements

```
};  
type_decl<data_rx> data_rx_decl;
```

Need to register the type in the PSS library  
Different from 'decltype' in C++11






# Activities

- Action "instances" can be thought of as "nodes" in an activity graph
- Optionally allows inline constraints
- Node may represent a variable randomization
- By default, activity statements execute sequentially
  - $\text{final}_{n-1}$  completes before  $\text{initial}_n$  starts

```
action A {  
  rand bit[3:0] f;  
  ...  
}  
  
action top {  
  A a1, a2;  
  action int [0..5] i;  
  activity {  
    a1;  
    i;  
    a2 with { f < 10 };  
  }  
}
```




# Activity – Robust Scheduling

## ■ Parallel branches start at the same time

- Initial action(s) in all branches have the same set of predecessors
- No cross-branch dependencies



```
action top {  
  A a1, a2;  
  B b1, b2;  
  
  activity {  
    parallel {  
      { a1, a2 };  
      { b1, b2 };  
    }  
  }  
}
```



## ■ Select statement randomly chooses one branch from the block

- Executes one and only one branch
- Choice subject to other constraints




```
action top {  
  A a; B b; C c;  
  
  activity {  
    a  
    select {  
      b;  
      c;  
    }  
  }  
}
```



# Activity – Robust Scheduling

- If-Else block
- Do-while
- Repeat
- Foreach
  - For each element of an array
- Schedule
  - Actions in a schedule block execute in whatever order is legal given constraints
  - All actions must execute

```
action top {  
  A a;  
  B b;  
  C c;  
  
  activity {  
    a  
    schedule {  
      b;  
      c;  
    }  
  }  
}
```



# Flow Objects: Dataflow & Scheduling

- **Flow objects are user-defined datatypes**

- Special types of *struct*
- May inherit from *struct* but not from each other
- Action inputs or outputs

- **Buffer objects define sequential data/control flow**

- Pre- or post-condition for action execution
- Persistent storage; can be read after written

```
struct base_s {  
    rand int size;  
}  
  
buffer data_buff_b : base_s {  
    rand bit[31:0] start_addr;  
    rand bit[1:0] mode;  
}  
  
stream data_strm_s : base_s {  
    rand bit[1:0] inside [1..3] stop_bits;  
    rand dir_enum direction;  
}
```

- **Stream objects define parallel data/control flow**

- Model parallel data flow
- Message/notification exchange


- **State objects define the state of an element at a particular time**

- State object writes must be sequential
- Reads can be concurrent with other reads, but not writes

# Buffer Object Semantics

- An action that inputs a buffer object must be bound to an action that outputs a buffer object of the same type
  - Outputting action can be referenced explicitly or implicitly
- Buffer object output can be connected to 0:N input actions
  - Must be of the same type
- Producing action must complete before execution of consuming action may begin


```
buffer data_buff_s {  
    rand int[4..1024] size;  
    rand bit[63:0] addr;  
};  
  
action cons_mem_a {  
    input          in_data;  
};  
  
action prod_mem_a {  
    output         out_data;  
};
```



# Stream Object Semantics

- **An action that inputs a stream object must be bound to an action that outputs a stream object of the same type**
  - Outputting action can be referenced explicitly or implicitly
- **An action that outputs a stream object must be bound to an action that inputs a stream object of the same type**
  - Inputting action can be referenced explicitly or implicitly
- **Execution of outputting and inputting actions occur in parallel**

```
stream data_strm_s {  
    rand int[4..1024] size;  
    rand bit[63:0] addr;  
};  
  
action cons_mem_a {  
    input          in_data;  
};  
  
action prod_mem_a {  
    output         out_data;  
};
```




# Defining Target-Specific Constraints

- **Certain actions may require target *resources***
  - DMA Channel
  - Video pipe
  - Compress/Decompress engine
  - etc.
- **Resources modeled as user-defined types**
  - Specialized struct type
- **Actions may claim a resource for the duration of their execution**
  - Lock: excludes other actions from accessing the same resource
  - Share: no action may lock the resource until action completes
- **Test defines how many resources are available**
  - *Pool* defines how many are available
  - *Pools* may bind to actions

# Resource Objects


## ■ Lock Example:

```
resource channel_s{...};  
  
pool [1] channel_s chans;  
  
action xfer_a {  
    lock channel_s chan;  
};  
  
action xfer_b {  
    lock channel_s chan;  
};
```




## ■ Share Example:

```
resource channel_s{...};  
  
pool [1] channel_s chans;  
  
action xfer_a {  
    share channel_s chan;  
};  
  
action xfer_b {  
    lock channel_s chan;  
};  
  
action xfer_c {  
    share channel_s chan;  
};
```





# Back to the Example: Resources



```
resource dma_channel_r {
    //implicit instance_id attribute
    ...;
}
```

```
struct dma_xfer_params_s {
    rand bit[1:0] mode;
    rand bit[31:0] src_addr;
    rand bit[31:0] dst_addr;
    rand bit[5:0] channel;
}
```

```
action q2m_xfer {
    input data_stream_s src;
    output data_buff_b dst;

    lock dma_channel_r channel;
    rand dma_xfer_params_s params;

    constraint c1 { src.size == dst.size; }
    constraint params_c {
        params.mode      == 'b01;
        params.src_addr  == src.addr;
        params.dst_addr  == dst.addr;
        params.channel   == channel.instance_id;
    }
}
```

OR:

```
action base_xfer {
    lock dma_channel_r channel;
    rand dma_xfer_params_s params;
}

action q2m_xfer:base_xfer {
    input data_stream_s src;
    output data_buff_b dst;
    constraint c1 { src.size == dst.size; }
    constraint params_c {
        params.mode      == 'b01;
        params.src_addr  == src.addr;
        params.dst_addr  == dst.addr;
        params.channel   == channel.instance_id;
    }
}
```

# Components & Pools

- Components are type namespaces


- Reusable groupings of

- actions
- pools
  - objects
  - resources
- configuration parameters

- A **pool** is a collection of object/resource instances

- *Bind* directive associates *pools* with *actions*
- Specify which actions can exchange flow objects
- Specify which actions contend for the same pool of resources

```
component uart_c {  
    import dma_xfer_pkg::*;  
  
    resource uart_r {...};  
    pool [1] uart_r uart_p;  
    bind uart_p {*};  
  
    action read_in_a {  
        output data_stream_s data; // via import  
        lock uart_r myuart;  
        constraint c1 {data.size % 4 == 0;}  
    };  
  
    action write_out_a {  
        input data_stream_s data;  
        lock uart_r myuart;  
    };  
}
```



# Components & Pools: C++

- Components are type namespaces

- Reusable groupings of

- actions
- pools
  - objects
  - resources
- configuration parameters

- A *pool* is a collection of object/resource instances

- *Bind* directive associates *pools* with *actions*
- Specify which actions can exchange flow objects
- Specify which actions contend for the same pool of resources

```
class uart_c : public component {
public:
    uart_c(const scope& s):component(this){}

    class uart_r : public resource {...};
    pool<uart_r> uart_p {"uart_p", 1};
    bind b1 {uart_p};

    class read_in_a : public action {
    public:
        read_in_a(const scope& s):action(this){}
        lock<uart_r> uart_l{"uart_l"};

        output<data_stream_s> out{"out"};
        constraint c1 { ... };
    };
    type_decl<read_in_a> read_in;



    class write_out_a : public action {
    public:
        write_out_a(const scope& s):action(this){}
        input<data_stream_s> in{"in"};

        lock<uart_r> uart_l{"uart_l"};
    };
    type_decl<write_out_a> write_out;
};
```

# Back to the Example

## ■ The DMAC Component



```
component dmac_c {  
  
    pool dma_channel_r chan_p;  
    bind chan_p {*};  
  
    action q2m_xfer_a {  
        input data_stream_s in;  
        output data_buff_b out;  
        lock dma_channel_r chan;  
    }  
  
    action m2q_xfer_a {  
        input data_buff_b in;  
        output data_stream_s out;  
        lock dma_channel_r chan;  
    }  
  
    action m2m_xfer_a {...}  
}
```



# Back to the Example

## ■ The DMAC Component in C++


```
class dma_c : public component {  
public:  
    dma_c(const scope& s):component (this){}  
  
    pool<dma_channel_r> chan_p;  
    bind b1 {chan_p};  
  
    class q2m_xfer_a : public action {  
    public:  
        q2m_xfer_a(const scope& s):action(this){}  
  
        input<data_stream_s> in{"in"};  
        output<data_buff_b> out{"out"};  
        lock<dma_channel_r> chan{"chan"};  
    };  
    type_decl<q2m_xfer_a> q2m_xfer;  
  
    class m2q_xfr_a : public action {...};  
    class m2m_xfr_a : public action {...};  
};
```



# Back to the Example

## ■ Top-level Component


```
component pss_top {  
  
    uart_c uart0;  
    dmac_c dma0;  
  
    pool data_stream_s stream_p;  
    bind    stream_p {*};  
  
    pool data_buff_b buff_p;  
    bind    buff_p {*};  
  
}
```



# Back to the Example

## ■ Top-level Component in C++

```
class top_c : public component {  
public:  
    top_c(const scope& s):component(this){}  
  
    uart_c uart0 {"uart0"};  
    dmac_c dma0 {"dma0"};  
  
    pool<data_stream_s> stream_p {"stream_p"};  
    bind b2 {stream_p};  
  
    pool<data_buff_b> buff_p {"buff_p"};  
    bind b2 {buff_p};  
  
};
```



# Creating a Test


- **Actions specify behaviors**
  - Actions define input/output to communicate with other actions
  - Actions claim resources that are target-specific
- **Activities define top-level scenarios**
  - Compound actions define high-level intent
  - Graphs define scheduling of actions
- **Resources & Flow Objects define additional scheduling constraints**
  - Locking resources prevents other actions from using them in parallel
  - Stream objects require another action to execute in parallel
  - Buffer objects allow another action to execute sequentially
- **Components group useful stuff for reuse**



# Creating a Test: Loopback

- **Receive data on UART and DMA into memory (in parallel)**
  - read\_in\_a & q2m\_xfer in parallel
- **DMA from memory to UART and transmit (in parallel)**
  - m2q\_xfer & write\_out\_a action in parallel


```
action loopback_test {  
  
  bind rd_i.data q2m.src;  
  bind wr_o.data m2q.dst;  
  bind q2m.dst m2q.src;  
  
  activity {  
    parallel {  
      rd_i;  
      q2m;  
    }  
    parallel {  
      wr_o;  
      m2q;  
    }  
  }  
}
```



# Creating a Test: Loopback

- Activity graph only needs to define critical intent [the "*what*"]
- Flow objects and resources constrain the possible scenarios
  - Tool can infer supporting actions [the "*how*"]

```
action loopback_test {  
  
  bind wr_o.data m2q.dst;  
  
  activity {  
    rd_i;  
  
    parallel {  
      wr_o;  
      m2q;  
    }  
  }  
}
```



# Creating a Test: Loopback

- Activity graph only needs to define critical intent [the "*what*"]
- Flow objects and resources constrain the possible scenarios
  - Tool can infer supporting actions [the "*how*"]

```
action loopback_test {
```


```
  activity {
```

```
    rd_i;
```

```
    wr_o;
```

```
  }
```


```
}
```



# Creating a Test: Loopback

- **Must make sure to prevent illegal inferencing**
  - UART cannot read and write at the same time


```
resource uart_r {...};  
pool uart_r myuart;  
  
action loopback_test {  
  
    activity {  
        rd_i;  
  
        wr_o;  
  
    }  
}
```



# Creating a Test: Loopback

- Can infer any actions that create a legal scenario
  - Subject to constraints
    - Object constraints
    - Resource constraints
    - Scheduling constraints


```
resource uart_r {...};  
pool uart_r myuart;  
  
action loopback_test {  
  
    activity {  
  
        wr_o;  
  
    }  
}
```



# Creating a Test: Loopback

- Can infer any actions that create a legal scenario
  - Subject to constraints
    - Object constraints
    - Resource constraints
    - Scheduling constraints

```
resource uart_r {...};  
pool uart_r myuart;  
  
action loopback_test {  
  
    activity {  
  
        wr_o;  
  
    }  
}
```



# Creating a Test: Loopback in C++


```
class top_c : public component {
public:
    top_c(const scope& s): component(this){}

    uart_c uart0 {"uart0"};
    dmac_c dma0 {"dma0"};

    pool<data_stream_s> stream_p;
    bind b1 { stream_p }

    pool<data_buff_b> buff_p;
    bind b1 { buff_p }

    class loopback_test_a : class action {
    public:
        loopback_test_a(const scope& s):action(this){}
        action_handle<write_out_a> wr_o {"wr_o"};
        activity a {
            wr_o
        };
    };
    type_decl<loopback_test_a> loopback_test;
};
```



Sharon Rosenberg, Cadence Design Systems


# **BUILDING SYSTEM-LEVEL SCENARIOS**




# What are System-Level Scenarios?

- ***The whole is greater than the sum of its parts!***
  - *And so are its bugs...*
- **Application use-cases involve multiple IPs interoperating**
  - Example – read video off a mass-storage device, decode, split audio data from video frames, process by dedicated multi-media engines
- **Stress and performance use-cases involve saturated utilization of shared resources**
  - Example – all processors and DMA-enabled controllers access a certain memory controller in parallel
- **System low-power use-cases need to be crossed with functional scenarios**
- **System coherency of caches/TLBs requires coordinated pattern of accesses from CPUs and non-processor masters**

# A Simple SoC Example



# Modeling Targeted Behaviors



# Reuse IP Models

UART

read\_in

```
component uart_c {  
  action write_out_a {  
    input data_stream_s src_data;  
    constraint src_data.direction == outwards;  
  };  
  
  action read_in_a {  
    output data_stream_s dst_data;  
    constraint dst_data.direction == inwards;  
  };  
};
```

write\_out

DMA

```
component dma_c {  
  resource struct channel_s {};  
  pool [32] channel_s chan;  
  bind chan *;  
  
  action mem2mem_xfer_a {  
    input data_buff_s src_data;  
    output data_buff_s dst_data;  
    lock channel_s channel;  
    constraint src_data.seg.size ==  
      dst_data.seg.size;  
  };  
  ...  
};
```

Actions are abstract,  
declarative, concise, well  
encapsulated units of behavior

Crypto

encrypt

```
component crypto_c {  
  action encrypt {  
    input data_buff_s src_data;  
    output data_buff_s dst_data;  
    constraint {  
      // operates on 128-byte blocks  
      (src_buff.seg.size % 128) == 0;  
      (dst_buff.seg.size % 128) == 0;  
  
      // output is encrypted, input not  
      !src_buff.encrypted;  
      dst_buff.encrypted;  
    }  
  };  
};
```

transfer

# SW Operations Modeling

CPU

check\_data

write\_data

copy\_data

```
component cpu_c {  
  abstract action sw_operation {  
    lock core_s core;  
  };  
  
  action check_data_a : sw_operation {  
    input data_buff_s src_data;  
  };  
  
  action write_data_a : sw_operation {  
    output data_buff_s dst_data;  
  };  
  
  action copy_data_a : sw_operation {  
    input data_buff_s src_data;  
    output data_buff_s dst_data;  
    constraint c1 {src_data.size == dst_data.size;}  
  };  
};
```

Processor cores are resources that can be locked or shared by other components' actions (e.g. for their control)


```
component pss_top {  
  ...  
  
  pool [4] core_s chan;  
  bind core_s *;  
  
};
```

Attributes and constraints can be associated with resources

```
resource struct core_s {  
  rand core_tag_e core_tag;  
  rand cluster_tag_e cluster_tag;  
  constraint {  
    cluster_tag == CLUSTER_A -> core_tag inside [CORE_A0, CORE_A1];  
    cluster_tag == CLUSTER_B -> core_tag inside [CORE_B0, CORE_B1];  
  };  
};
```

# Overriding Types

- **Override block may be specified in an action or a component**



- **Overrides are additive across extensions**
- **Overrides in a base type are replaced in the extension iff the type/instance is the same**

# Specifying Multi-IP Data Flows

```

action chain1 {
  cpu_c::create_data_a  write;
  crypto_c::encrypt      enc;
  cpu_c::copy_data_a    copy;
  crypto_c::decrypt      dec;
  cpu_c::check_data_a   check;
}

```

```


activity {
  write;
  enc;
  copy;
  dec;
  check;
  bind write.out_buff enc.src_buff;
  bind enc.dst_buff   copy.src_buff;
  bind copy.dst_buff  dec.src_buff;
  bind dec.dst_buff   check.in_buff;
};

```

```

action multi_chain {
  activity {
    schedule {
      do chain1;
      do chain2;
    };
  };
};

```



Resource conflict is automatically taken care of by serializing the contending actions

# Specifying Coordinated Flows


## ■ A simple coherency scenario

- CPU core writes data to cacheable region
- A *different* core and a DMA read that *same* memory region

```
action simple_io_coherency {  
  cpu_c::write_data      write;  
  cpu_c::copy_data_a     copy;  
  dma_c::mem2mem_xfer_a   xfer;  
  cpu_c::check_data_a    check1, check2;  
}
```

```
activity {  
  write with { out_buff.seg.cacheable == true; };  
  parallel {  
    {  
      copy with { core.instance_id != write.core.instance_id; };  
      check1;  
      bind copy.dst_buff check1.src_buff;  
    }  
    {  
      xfer;  
      check2;  
      bind xfer.dst_buff check1.src_buff;  
    }  
  }  
  bind write.out_buff {copy.src_buff, dma_xfer.src_buff};  
};
```


Actions can be realized with  
true RTL CPUs / device, or  
with testbench bus transactors





# Layering System Power Concern

- **Two power domains A, and B**
  - Each power can be in mode S0 (active), S1 S2 (sleep modes)
- **Subsystem operations depend on respective domain active state**



# Defining Power Logic

```
enum power_state_e {S0, S1, S2};

state power_state_s {
    rand power_state_e dmn_A, dmn_B;

    constraint initial -> {
        dmn_A == S0 ;
        dmn_B == S0 ;
    }
};

component power_ctrl_c {
    pool power_state_s sys_pwr_statevar;

    action change_power_state {
        input power_state_s prev;
        output power_state_s next;
    };
};
```

State object representing  
aggregate system power state

enum attribute for each  
domain

Both domains start out active

```
extend pss_top {
    power_ctrl_c power_ctrl;
    bind power_ctrl.sys_pwr_statevar *;
};
```

State variable is bound to  
actions' inputs/outputs by  
state type

Power transition action reads  
the previous power state and  
establishes a new state

# Introducing Power Dependencies


```
extend graphics_c::decode {  
  input power_state_s curr_power_state;  
  constraint curr_power_state.dmn_B == S0;  
};  
  
extend crypto_c::encrypt{  
  input power_state_s curr_power_state;  
  constraint curr_power_state.dmn_A == S0;  
};
```

Input state with a precondition

Dependencies layered on top of existing action definitions in a non-intrusive way

```
action encrypt_after_low_A {  
  activity {  
    do change_power_state with {  
      next.dmn_A != S0;  
    };  
    do encrypt;  
  };  
};
```


Tool must infer additional action due to action precondition



# Exercising Power Scenarios

A PSS compliance tool  
analyzes the entire scenario  
and trims the scenario space


```
action rand_traffic {  
  activity {  
    select {  
      do cpu_c::copy;  
      do crypto_c::encrypt;  
      do graphics_c::decode;  
    }  
  }  
};  
  
action phased_pwr_traffic {  
  activity {  
    repeat (2) {  
      do change_power_state;  
      do rand_traffic;  
    }  
  }  
};
```






Tom Lin, Synopsys

# **GENERATING TESTS FROM PORTABLE STIMULUS**

# PSS Test Generation Flow




PSS Model




Verification Engine


# Deployment Models



**Interactive Test Generation**  
(Run-time Solving,  
Potentially limited portability)




**Pre-Generated Test**  
(Generation-time Solving,  
Potentially limited reactivity )



**On Target Generation**  
(Model + Tool running on SoC)

# Exec Block Types

- Specify mapping of PSS entities to their implementation





# Using Code Templates in Exec-Body

- Exec 'body' block specifies implementation


- Call `init_uart_rx`, specifying appropriate `stop_bits`
- Call `gen_uart_traffic` with `stop_bits` and `size`

```
action read_in_a {  
    output data_stream_s data;  
  
    exec body SV = ""  
        init_uart_rx( {{data.stop_bits}} );  
        gen_uart_traffic( {{data.stop_bits}}, {{data.size}} );  
    ""  
}
```

Can be arbitrary SV/UVM code

- Exec 'declaration' block can introduce declarations into generated test

- UVM factory calls
- Layered constraints



# Platform 1: UVM Simulation

- Procedures implemented as SV tasks
  - Leverage platform infrastructure (VIP, registers)
- Test runs as a virtual sequence

```
class uvm_simtest_base extends subsys_vseq;

    task init_uart_rx(byte unsigned stop_bits);
        m_uart_regs.LCR.STB = stop_bits;
        m_uart_regs.update();
    endtask

    task gen_uart_traffic(
        byte unsigned stop_bits,
        int          sz);
        uart_vip_tx_seq tx_seq = new();
        assert(tx_seq.randomize() with {
            n_stop_bits == stop_bits;
            n_bytes == sz;
        });
        fork
            tx_seq.start(m_uart_vip.seqr);
        join_none
    endtask
endclass
```

API Implementation

```
class uvm_simtest1 extends uvm_simtest_base;


    virtual task body();
        //...

        // Action execution realization
        init_uart_rx(1);
        gen_uart_traffic(1, 128);
        //...

        // Action execution realization
        init_uart_rx(2);
        gen_uart_traffic(2, 27);

    endtask
endclass
```

Example Test



# Using Code Templates in Exec-Body


- Exec 'body' block specifies implementation

- Call `init_uart_rx`, specifying appropriate `stop_bits`
- Call `gen_uart_traffic` with `stop_bits` and `size`

```
action read_in_a {  
    output data_stream_s data;  
  
    exec body C = ""  
        init_uart_rx( {{data.stop_bits}} );  
        gen_uart_traffic( {{data.stop_bits}}, {{data.size}} );  
    ""  
}
```

- Exec 'declaration' block can introduce top-level declarations into generated C test

- Types
- Global objects



# Platform 2: Software Driven Emulation

## ■ Procedures implemented as C functions

- Write directly to UART registers
- Trigger UART traffic by writing to the UART VIP's snoop

Generated by  
"exec body C" template

```
extern void    write32(uint32_t *addr, uint32_t data);
extern uint32_t read32(uint32_t *addr);
```

```
extern uint32_t    *UART_BASE;
extern uint32_t    *UART_VIP_SNOOP_ADDR;
```

```
#define UART_LCR_OFFSET 3
#define UART_LCR_STB    2
```

```
void init_uart_rx(uint8_t stop_bits) {
    uint32_t lcr = read32(&UART_BASE[UART_LCR_OFFSET]);
    lcr &= ~(1 << UART_LCR_STB));
    lcr |= (stop_bits << UART_LCR_STB);
    write32(&UART_BASE[UART_LCR_OFFSET], lcr);
}
```

```
void gen_uart_traffic(uint8_t stop_bits, int sz) {
    // Write to the UART VIP snoop address
    // to trigger sending traffic.
    write32(UART_VIP_SNOOP_ADDR,
        (sz & 0xFFFF) | (stop_bits << 16));
}
```

API Implementation


```
int main(int argc, char **argv) {
    //...

    // Action execution realization
    init_uart_rx(1);
    gen_uart_traffic(1, 128);

    // Action execution realization
    init_uart_rx(2);
    gen_uart_traffic(2, 27);

    return 0;
}
```

Example Test




# Platform 3: Post-Si Host Bus Adapter

## ■ Procedures implemented as C functions

- Send PCIe TLPs to access UART
- Send serial traffic via host UART

```
void init_uart_rx(uint8_t stop_bits) {  
    uint32_t lcr = pcie_read32(&UART_BASE[UART_LCR_OFFSET]);  
    lcr &= (~(1 << UART_LCR_STB));  
    lcr |= (stop_bits << UART_LCR_STB);  
    pcie_write32(&UART_BASE[UART_LCR_OFFSET], lcr);  
}
```

```
void gen_uart_traffic(uint8_t stop_bits, int sz) {  
    int i;  
    struct termios opt;  
  
    // Create random data  
    uint8_t *data = (uint8_t *)malloc(sz);  
    for (i=0; i<sz; i++) { data[i] = rand(); }  
  
    // Configure the stop bits  
    tcgetattr(UART_FD, &opt);  
    opt.c_cflag &= (~CSTOPB);  
    opt.c_cflag |= (sz==2)?CSTOPB:0;  
    tcsetattr(UART_FD, &opt);  
  
    // Send data  
    write(UART_FD, data, sz);  
    free(data);  
}
```



# Using import functions in Exec-Body

- External procedures implement the test

- Program UART receive mode
- Trigger generation of UART traffic

```
// Initializes the UART to receive
import void init_uart_rx(bit[1:0] stop_bits);


// Triggers an external agent to generate UART traffic
import void gen_uart_traffic(bit[1:0] stop_bits, int sz);
```

- Exec 'body' block specifies implementation

- Call init\_uart\_rx, specifying appropriate stop\_bits
- Call gen\_uart\_traffic with stop\_bits and size

```
action read_in_a {
  output data_stream_s data;

  exec body {
    init_uart_rx(data.stop_bits);
    gen_uart_traffic(data.stop_bits, data.size);
  }
}
```



# Platform 1: UVM Simulation


- Procedures implemented as SV tasks
  - Leverage platform infrastructure (VIP, registers)
- Test runs as a virtual sequence

```
class uvm_simtest_base extends subsys_vseq;  
  
    task init_uart_rx(byte unsigned stop_bits);  
        m_uart_regs.LCR.STB = stop_bits;  
        m_uart_regs.update();  
    endtask  
  
    task gen_uart_traffic(  
        byte unsigned stop_bits,  
        int          sz);  
        uart_vip_tx_seq tx_seq = new();  
        assert(tx_seq.randomize() with {  
            n_stop_bits == stop_bits;  
            n_bytes == sz;  
        });  
        fork  
            tx_seq.start(m_uart_vip.seqr);  
        join_none  
    endtask  
endclass
```

API Implementation

```
class uvm_simtest1 extends uvm_simtest_base;  
  
    virtual task body();  
        //...  
  
        // Action execution realization  
        init_uart_rx(1);  
        gen_uart_traffic(1, 128);  
        //...  
  
        // Action execution realization  
        init_uart_rx(2);  
        gen_uart_traffic(2, 27);  
  
    endtask  
endclass
```

Example Test



# Platform 2: Software Driven Emulation

## ■ Procedures implemented as C functions

- Write directly to UART registers
- Trigger UART traffic by writing to the UART VIP's snoop address

Generated by  
import function

```
extern void    write32(uint32_t *addr, uint32_t data);
extern uint32_t read32(uint32_t *addr);
```

```
extern uint32_t    *UART_BASE;
extern uint32_t    *UART_VIP_SNOOP_ADDR;
```

```
#define UART_LCR_OFFSET 3
#define UART_LCR_STB    2
```

```
void init_uart_rx(uint8_t stop_bits) {
    uint32_t lcr = read32(&UART_BASE[UART_LCR_OFFSET]);
    lcr &= ~(1 << UART_LCR_STB));
    lcr |= (stop_bits << UART_LCR_STB);
    write32(&UART_BASE[UART_LCR_OFFSET], lcr);
}
```

```
void gen_uart_traffic(uint8_t stop_bits, int sz) {
    // Write to the UART VIP snoop address
    // to trigger sending traffic.
    write32(UART_VIP_SNOOP_ADDR,
        (sz & 0xFFFF) | (stop_bits << 16));
}
```

API Implementation


```
int main(int argc, char **argv) {
    //...

    // Action execution realization
    init_uart_rx(1);
    gen_uart_traffic(1, 128);

    // Action execution realization
    init_uart_rx(2);
    gen_uart_traffic(2, 27);

    return 0;
}
```

Example Test






# Platform 3: Post-Si Host Bus Adapter

- Procedures implemented as C functions

- Send PCIe TLPs to access UART
- Send serial traffic via host UART

```
void init_uart_rx(uint8_t stop_bits) {  
    uint32_t lcr = pcie_read32(&UART_BASE[UART_LCR_OFFSET]);  
    lcr &= (~(1 << UART_LCR_STB));  
    lcr |= (stop_bits << UART_LCR_STB);  
    pcie_write32(&UART_BASE[UART_LCR_OFFSET], lcr);  
}
```

```
void gen_uart_traffic(uint8_t stop_bits, int sz) {  
    int i;  
    struct termios opt;  
  
    // Create random data  
    uint8_t *data = (uint8_t *)malloc(sz);  
    for (i=0; i<sz; i++) { data[i] = rand(); }  
  
    // Configure the stop bits  
    tcgetattr(UART_FD, &opt);  
    opt.c_cflag &= (~CSTOPB);  
    opt.c_cflag |= (sz==2)?CSTOPB:0;  
    tcsetattr(UART_FD, &opt);  
  
    // Send data  
    write(UART_FD, data, sz);  
    free(data);  
}
```



# Using HSI Abstraction in Exec-Body

```
class uart_c : public component {
public:
    uart_c(const scope& s):component(this){}

    class read_in_a : public action {
    public:
        read_in_a(const scope& s):action(this){}


        output<data_stream_s> out{"out"};
        constraint c1 { ... };
        constraint c2 { ... };

        uart_hsi hsi{"hsi"};
        randv<bit<0,0>> stop_bits{"stop_bits"};

        void body() {
            hsi.init_uart_rx(stop_bits);

            // drive input data on VIP
        }
    };
    type_decl<read_in_a> read_in;
};
```

regs.lcr.stop\_bits = stop\_bits;  
regs.lcr.update(status);



# Platform 1: UVM Simulation

```
class uart_c : public component {
public:
    uart_c(const scope& s):component(this){}

    class read_in_a : public action {
    public:
        read_in_a(const scope& s):action(this){}


        output<data_stream_s> out{"out"};
        constraint c1 { ... };
        constraint c2 { ... };

        uart_hsi hsi{"hsi"};
        randv<bit<0,0>> stop_bits{"stop_bits"};

        void body() {
            hsi.init_uart_rx(stop_bits);

            // drive input data on VIP
        }
    };
    type_decl<read_in_a> read_in;
};
```

UVM AXI Transaction  
Register Read/Write



Drive UART VIP  
Config / Data

# Platform 2: Software Driven Emulation

```
class uart_c : public component {
public:
    uart_c(const scope& s):component(s){}

    class read_in_a : public action {
    public:
        read_in_a(const scope& s):action(this){}

        output<data_stream_s> out{"out"};
        constraint c1 { ... };
        constraint c2 { ... };


        uart_hsi hsi{"hsi"};
        randv<bit<0,0>> stop_bits{"stop_bits"};

        void body() {
            hsi.init_uart_rx(stop_bits);

            // drive input data on VIP
        }
    };
    type_decl<read_in_a> read_in;
};
```

Pre-Generate Software  
Driven Test Case

test.c



Drive UART VIP  
Config / Data

# Platform 3: Post-Si Host Bus Adapter

```
class uart_c : public component {
public:
    uart_c(const scope& s):component(this){}

    class read_in_a : public component {
    public:
        read_in_a(const scope& s):component(this){}

        output<data_stream_s> out{"out"};
        constraint c1 { ... };
        constraint c2 { ... };


        uart_hsi hsi{"hsi"};
        randv<bit<0,0>> stop_bits{"stop_bits"};

        void body() {
            hsi.init_uart_rx(stop_bits);

            // drive input data on VIP
        }
    };
    type_decl<read_in_a> read_in;
};
```

PCIE Write

UART Transmit



# **COVERAGE IN PORTABLE STIMULUS**

# Demystifying Coverage

- What coverage is and is NOT in Portable Stimulus
- Defining scenario coverage
- Coverage monitoring
- Usage Examples

# What is Portable Stimulus Coverage?

■ **Code Coverage?** No

```
Money.cs
/// the AddMoney helper.</summary>
public IMoney Add(IMoney m)
{
    return m.AddMoney(this);
}

public IMoney AddMoney(Money m)
{
    if (m.Currency.Equals(Currency))
        return new Money(Amount+m.Amount, Currency);
    return new MoneyBag(this, m);
}

public IMoney AddMoneyBag(MoneyBag s)
{
    return s.AddMoney(this);
}
```

■ **Functional Coverage?** Closer

- Covergroups? Could be, but not at implementation/protocol level.

```
enum {rd, brd, wr, bwr} tr_type;
logic[7:0] addr;
covergroup mycov @smp;
    coverpoint addr {bins a[4] = {[0:255]};}
    coverpoint tr_type {bins tr[] = {rd, brd, wr, bwr};}
    addr_type: cross addr, tr_type;
endgroup
mycov cov1 = new; // instantiate covergroup
```

■ **Test Coverage?** Ok, but can't we do better?

	A	B	C	D	E	F
1	Sec #	Descrip	TESTNAME	STATUS	OWNER	COV
2	5.1	System Tests				5/7 (71.4%)
3	5.1.1		pcie_dma_test	PASS	Mary	1/1 (100%)
4	5.1.2		eth_dma_test	FAIL	Phil	0/1 (100%)
5	5.1.3		mem_exhaust	PASS	John	1/1 (100%)
6	5.1.4		all_slave_reg_wr	PASS	Marv	1/1 (100%)

```
class my_test : proj_test_base {
    // Override run_test with your test
    // Return the number of errors seen during the test
    int run_test() {
        // Implement test code here

        return 0; // Test passed with no errors
    }
}
```




# Portable Stimulus Coverage

## Opportunity & Challenge

- **Examples of system level coverage:**

- Connectivity and addressability testing
- Power state sequencing
- Resource utilization - Did all internal memories get used by DMA tests?




- **Introduction of random => Need coverage to confirm usefulness**

- **Portability challenge – collecting coverage in non-simulation environments**

- Lack of visibility in HW-based platforms makes traditional coverage collection difficult

# Re-Imagined Coverage



# Types of Coverage in Portable Stimulus

- **Action Coverage**

- Were all (or a specified subset of) defined actions executed?

- **Scenario (Action Sequence) Coverage**

- What legal sequences of actions were exercised? Aka “control path coverage”

- **Datapath Coverage**

- Were all legal sources and sinks for an action sequence datapath (input/output) covered?

- **Value Coverage**

- Think covergroups for attributes (config values, state values, ... )

- **Resource Coverage**

- Any resources added to a resource pool that went unused?

- **Crosses of any of the above types**

# Defining Scenario (Action Sequence) Coverage

- **Scenarios are all legal behavior defined between entry and exit points**
  - Choices are made by the tool between these points
    - e.g. alternative actions, resource usage, data source
- **If we can enumerate the choices, we can measure coverage of them**
  - In theory a tool could also target this coverage
    - i.e. make choices based on what has/hasn't been covered
- **Warning: with great power comes great responsibility**
  - Be careful of the number of choices between your entry and exit points
  - Don't try to target a coverage with more choices than atoms in the universe


# Monitoring Coverage

## ■ Stimulus monitoring

- Generation time tool can output what it generated/scheduled
  - As long as test “passes”, the coverage data is valid

## ■ Runtime State monitoring


- Requires generation of monitoring code
  - May be C/C++ code running on target cpu
    - e.g. data sent out “trickbox” mechanism
  - May be “off-chip” monitoring via test ports or other communication ports



# Usage Examples

- **Cover – Resource utilization**
  - cover resource mem with (type == SRAM)
- **Cover – Uart example**
- **Cover – DMA example**

# Simple Example: UART



```
stream data_stream_s {
    rand int size;
    rand dir_enum direction;
    rand bit[1:0] inside [1..3] stop_bits;
}

buffer data_buff_b {
    rand int size;
}
```

Generate pkt stream

```
action read_in_a {
    output data_stream_s data;
};
```

```
action q2m_xfer {
    input data_stream_s src;
    output data_buff_b dst;
}
```



```
action write_out_a {
    input data_stream_s data;
    coverspec {
        size_cp : coverpoint data.size {
            bins size_bins [1..20]:1;
        }
    }
};
```

DMA pkt stream into mem buffer

DMA mem buffer into pkt stream

# Cover Memory to Memory System Data Paths

**Value/attribute coverage (source->destination locations, size, ...)**




```
abstract action move_data_a {  
  input data_buff_s src_buff;  
  output data_buff_s dst_buff;  
  constraint {src_buff.seq.size == dst_buff.seq.size};  
  
  coverspec {  
    src_cp : coverpoint src_buff.location;  
    dst_cp : coverpoint dst_buff.location;  
    srcXdst : cross src_cp, dst_cp;  
    size_cp : coverpoint src_buff.seq.size {  
      bins size_bins = [1..20]:1;  
    }  
  }  
}
```



# Cover Memory to Memory System Data Paths

Value/attribute coverage (source->destination locations, size, ...)

```
abstract action move_data_a {  
  input data_buff_s src_buff;  
  output data_buff_s dst_buff;  
  constraint {src_buff.seq.size == dst_buff.seq.size};  
  
  coverspec {  
    constraint {src_buff.seq.size != 10};  
    src_cp : coverpoint src_buff.location;  
    dst_cp : coverpoint dst_buff.location;  
    srcXdst : cross src_cp, dst_cp;  
    size_cp : coverpoint src_buff.seq.size {  
      bins size_bins = [1..20]:1;  
    }  
  }  
}
```



# THE HARDWARE/SOFTWARE INTERFACE LIBRARY


# The Story so far...

- **Importance of Portability of test-cases**
  - To different environments
  - And different platforms
- **Capturing complex use-cases**
- **Measuring Coverage**

Is that all there is to it?



# Need for HW-SW Interface in PS




Hardware-Software Interface spec is required for “real portability” across environments

# What is HSI?


## ■ Hardware/Software Interface layer is

- ...an abstraction responsible for device management
  - Device initialization, operations such as configure, transmit/receive
  - Registration of device capabilities
- ...set of constructs for capturing the Hardware aspects required to implement the abstraction
  - Programming registers, setting up descriptor chains, interrupt properties and handling, ...
  - Capture all programming sequences
- ...to summarize: construct the programmer's view of a device agnostic to the underlying verification environment

# Scenarios and HW/SW interface




# What HSI Enables



**Ensures Portability of Scenarios across Environments**


# What HSI Enables



**Enables Portability of Scenarios across Devices/SoCs**



# HW/SW Interface Spec Elements



- Registers
- FIFOs
- Virtual registers
- Descriptor management
- Interrupt management
- Sequences
- Device capabilities

# DMA Allocation Revisited

```
resource pool rp with 4 instances of type channel
```

```
action type mem2mem_xfer_a {
```

```
    mem2mem_xfer_a
```

```
    mem2queue_xfer_a
```

```
    queue2mem_xfer_a
```

```
    Assign Reg.Channel[rc].src = Address of src_data;
```

```
    Assign Reg.Channel[rc].dst = Address of dst_data;
```

```
    Assign Reg.Channel[rc].size = Size of src_data;
```

```
    Assign Reg.Channel[rc].ctrl.src_incr = FIXED;
```

```
    Assign Reg.Channel[rc].ctrl.dst_incr = INCR;
```

```
    Assign Reg.Intr[rc].xfer_end = 1;
```

```
    Assign Reg.Channel[rc].enable = 1;
```

```
    Wait for Intr.xfer_end[rc];
```

## Registers

Declare Reg as a register bank

With Channel as array of register bank

With Register src of 32b;

With Register dst of 32b;

With Register ctrl of 32b

With field src\_incr;

...

## Interrupts

Declare Intr as interrupt line

With xfer\_end as array of interrupts

With Status

Reg.Intr.STS[rc].xfer\_end;

Enable by Reg.Intr[rc].xfer\_end=1;

Disable by Reg.Intr[rc].xfer\_end=0;

...

# DMAC HSI Specification

```
#include "pss.h"
class dma_src : public pss::reg
{
public:
    dma_src(/* ... */) : pss::reg (
        description("Source address")
        , offset(0x0)
        , width(32)
        , access(pss::PSS_ACCESS_RW)
        , reset(0x0))
    { }
};
class dma_dst : public pss::reg
{
public:
    dma_dst(/* ... */) : pss::reg (
        description("Destination address")
        , offset(0x4)
        , width(32)
        , access(pss::PSS_ACCESS_RW)
        , reset(0x0) )
    { }
};
class channel_regs : public pss::reg_group
{
public:
    dma_src src{"src"};
    dma_dst dst{"dst"};
    /* Other registers */
};
```

```
class dmactests : public pss::reg_group
{
public:
    pss::vector<channel_regs> channel{"channel", 8};
    /* Other registers */
};

class dmactests_interrupts : public pss::intr_line
{
public:
    pss::intr_event xfer_done{"xfer_done"};
    /* ... */
};

class dmactests : public pss::hsi
{
public:
    dmactests(/* ... */) { }
    void build(void);
    void mem2mem_xfer(void);
    void mem2queue_xfer(void);
    void queue2mem_xfer(void);

    dmactests_regs regs;
    dmactests_interrupts intr;
};
```

# DMAC HSI Specification

```
void dmac::build(void)
{
    intr.xfer_done
        .event_type(pss::PSS_STATUS)
        .enable(PSS_ANON_FUNC({regs.intr_enable.xfer_done = 1;}))
        .disable(PSS_ANON_FUNC({regs.intr_enable.xfer_done = 0;}))
        .get_status(PSS_EXPR({regs.intr_status.xfer_done == 1;}))
}


void dmac::mem2mem_xfer(dma_xfer_request &req)
{
    regs.channel[req.rc].src  = req.src_data.address();
    regs.channel[req.rc].dst  = req.dst_data.address();
    regs.channel[req.rc].size = req.src_data.size();

    regs.channel[req.rc].ctrl.src_incr = FIXED;
    regs.channel[req.rc].ctrl.dst_incr = INCR;

    regs.intr_enable.xfer_done = 1;
    regs.channel[req.rc].enable = 1;

    wait(intr.xfer_done);
}
```

# Truly Portable Stimulus



**Sharon Rosenberg, Cadence Design Systems**

# **CONCLUSION**

# We Hope You Learned...

Portable stimulus is a perfect solution for many real problems we have today – even within a single platform

Portable stimulus can stretch productivity and quality across platforms, users, integrations, and configurations

Portable Stimulus Standard is a serious and timely industry effort under Accellera

How this standard offers unique concepts and constructs (components, actions, flow objects and resources) to build powerful scenarios that map with flexibility to target platforms.

# We Hope You Will...

Participate in shaping this promising standard with your suggestions, use cases and requirements through:

- Your company's Accellera representation
- EDA vendor voicing your thoughts
- Contacting any of the speakers or PSWG officers

Be an agent of change

- Rethink verification and validation efficiency for your team and consumers
- Cross the aisle and communicate with peers in other platforms to accomplish more reuse with portable stimulus




# We Thank...

**Accellera and DVCon 2017 for offering PSWG the opportunity and real estate to deliver this tutorial to the community**

**All speakers who spent several hours and weeks preparing and improving this tutorial**

**All PSWG members for their feedback to improve tutorial's message and content**



**Thank You!!**

